

3V W-CDMA BAND 2 LINEAR PA MODULE

Package Style: Module, 10-Pin, 3mmx3mmx1.0mm




Features

- HSDPA and HSPA+ Compliant
- Low Voltage Positive Bias Supply (3.0V to 4.35V)
- +28.5dBm Linear Output Power (+27.0dBm HSDPA and HSPA+)
- High Efficiency Operation 39% at P_{OUT}=+28.5 dBm 19% at P_{OUT}=+19.0 dBm (Without DC/DC Converter)
- Low Quiescent Current in Low Power Mode: 17 mA
- Internal Voltage Regulator
 Eliminates the Need for External Reference Voltage (V_{RFF})
- 3-Mode Power States with Digital Control Interface
- Supports DC/DC Converter Operation
- Integrated Power Coupler
- Integrated Blocking and Collector Decoupling Capacitors

Applications

- WCDMA/HSDPA/HSPA+ Wireless Handsets and Data Cards
- Dual-Mode UMTS Wireless Handsets



Functional Block Diagram

Product Description

The RF7206 is a high-power, high-efficiency, linear power amplifier designed for use as the final RF amplifier in 3V, 50Ω W-CDMA mobile cellular equipment and spread-spectrum systems. This PA is developed for UMTS Band 2 which operates in the 1850MHz to 1910MHz frequency band. The RF7206 has two digital control pins to select one of three power modes to optimize performance and current drain at lower power levels. The part also has an integrated directional coupler which eliminates the need for an external discrete coupler at the output. The RF7206 is fully HSDPA and HSPA+-compliant and is assembled in a 10-pin, 3mmx3mm module.

Ordering Information

☐ GaAs HBT

RF7206 3V W-CDMA Band 2 Linear PA Module RF7206PCBA-410 Fully Assembled Evaluation Board

Optimum Technolog	gy Matching® App	lied
☐ SiGe BiCMOS	☐ GaAs pHEMT	☐ GaN HEMT

☐ GaAs MESFET	☐ Si BiCMOS	☐ Si CMOS	☐ RF MEMS
▼ InGaP HBT	☐ SiGe HBT	☐ Si BJT	☐ LDMOS

RF7206



Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage in Standby Mode	6.0	V
Supply Voltage in Idle Mode	6.0	V
Supply Voltage in Operating Mode, 50Ω Load	6.0	V
Supply Voltage, V _{BAT}	6.0	V
Control Voltage, VMODE0, VMODE1	3.5	V
Control Voltage, V _{EN}	3.5	V
RF - Input Power	+6	dBm
RF - Output Power	+30	dBm
Output Load VSWR (Ruggedness)	10:1	
Operating Ambient Temperature	-30 to +110	°C
Storage Temperature	-55 to +150	°C



Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.

RoHS status based on EU Directive 2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

Parameter	Specification			11!4	0	
Parameter	Min.	Тур.	Max.	Unit	Condition	
Recommended Operating Conditions						
Operating Frequency Range	1850		1910	MHz		
V _{BAT}	+3.0	+3.4	+4.35	V		
V _{CC}	+3.01	+3.4	+4.35	V		
V _{EN}	0		0.5	V	PA disabled.	
	1.4	1.8	3.0	V	PA enabled.	
V _{MODEO} , V _{MODE1}	0		0.5	V	Logic "low".	
	1.5	1.8	3.0	V	Logic "high".	
P _{OUT}						
Maximum Linear Output (HPM)	28.5 ^{2,3}			dBm	High Power Mode (HPM)	
Maximum Linear Output (MPM)	19.0 ^{2,3}			dBm	Medium Power Mode (MPM)	
Maximum Linear Output (LPM)	8.0 ^{2,3}			dBm	Low Power Mode (LPM)	
Ambient Temperature	-30	+25	+85	°C		

Notes:

¹Minimum V_{CC} for max P_{OUT} is indicated. V_{CC} down to 0.5V may be used for backed-off power when using DC/DC converter to conserve battery

 $^{^2}$ For operation at V_{CC}=+3.2V, derate P_{OUT} by 0.6dB. For operation at V_{CC}=3.0V, derate P_{OUT} by 1.3dB.

 $^{^{3}}P_{OUT}$ is specified for 3GPP (Voice) modulation. For HSDPA and HSPA+ operation, derate P_{OUT} by 1.5dB: HSDPA Configuration: $\beta c=12$, $\beta d=15$, $\beta hs=24$, HSPA+ Configuration: 3GPP Release 7 Subtest 1




Dovomentor	Specification			Llesia	O and disting	
Parameter	Min. Typ. N		Max.	Max. Unit	Condition	
Electrical Specifications						
Gain	25.0	26.5		dB	HPM, P _{OUT} =28.5 dBm	
	15	17.5		dB	MPM, P _{OUT} ≤19.0dBm	
	10.5 ¹	14.5		dB	LPM, P _{OUT} ≤8.0dBm	
Gain Linearity		±0.2		dB	HPM, 19.0dBm≤P _{OUT} ≤28.5dBm	
ACLR - 5MHz Offset		-39	-36	dBc	HPM, P _{OUT} =28.5dBm	
		-42	-36	dBc	MPM, P _{OUT} =19.0dBm	
		-42	-36	dBc	LPM, P _{OUT} =8.0dBm	
ACLR - 10 MHz Offset		-52	-47	dBc	HPM, P _{OUT} =28.5dBm	
Notice Towning officer		-58	-47	dBc	MPM, P _{OUT} =19.0dBm	
		-60	-47	dBc	LPM, P _{OUT} =8.0dBm	
DAE Without DC/DC Convertor	35	39	-47	% %	***	
PAE Without DC/DC Converter					HPM, P _{OUT} =28.5dBm	
	16	19		%	MPM, P _{OUT} =19.0dBm	
Current Drain		80		mA	MPM, P _{OUT} =16.0dBm	
		38		mA	LPM, P _{OUT} =8.0dBm	
		20		mA	LPM, P _{OUT} =0.0dBm	
Quiescent Current		85	125	mA	HPM, DC only	
		20	28	mA	MPM, DC only	
		17	24	mA	LPM, DC only	
Enable Current		0.3	1.0	mA	Source or sink current. V _{EN} =1.8V.	
Mode Current (I _{MODEO} , I _{MODE1})		0.3	1.0	mA	Source or sink current. V _{MODE0} , V _{MODE1} =1.8V.	
Leakage Current		5.0	15.0	μА	DC only. $V_{CC} = V_{BAT} = 4.35 V$, $V_{EN} = V_{MODE0} = V_{MODE1} = 0.5 V$.	
Noise Power in Receive Band		-137	-134	dBm/Hz	All power modes, measured at duplex offset frequency (FTX+80MHz). Rx: 1930MHz to 1990MHz, P _{OUT} ≤28.5dBm	
Input Impedance		1.7:1		VSWR	No ext. matching, P _{OUT} ≤28.5 dBm, all modes.	
Harmonic, 2FO		-27	-15	dBm	P _{OUT} ≤28.5dBm, all power modes.	
Harmonic, 3F0		-35	-20	dBm	P _{OUT} ≤28.5dBm, all power modes.	
Spurious Output Level			-70	dBc	All spurious, P _{OUT} ≤28.5dBm, all conditions, load VSWR≤6:1, all phase angles.	
Insertion Phase Shift	-30		+30	0	Phase shift at 19dBm when switching from HPM to MPM and MPM to LPM at 8dBm.	
DC Enable Time			10	μS	DC only. Time from V _{EN} =high to stable idle current (90% of steady state value).	
RF Rise/Fall Time			6	μS	P _{OUT} ≤28.5dBm, all modes. 90% of target, DC settled prior to RF.	
Coupling Factor		19.5		dB	P _{OUT} ≤28.5dBm, all modes.	
Coupling Accuracy - Temp/Voltage		±0.5		dB	$\begin{array}{l} P_{OUT}{\le}28.5 dBm, all \ modes. \ -30 \ ^{\circ}C{\le}T{\le}85 \ ^{\circ}C, \\ 3.0 V{\le}V_{CC} \ ^{\circ}V_{BAT}{\le}4.35 \ ^{\lor}V, referenced \ to \ 25 \ ^{\circ}C, \\ 3.4 V \ conditions. \end{array}$	
Coupling Accuracy - VSWR		±0.7		dB	$\begin{array}{l} P_{OUT}{\le}28.5 \text{dBm, all modes, load VSWR}{=}2:1,\\ \pm 0.7 \text{dB accuracy corresponds to } 12 \text{dB directivity. Coupler termination resistance}{=}33\Omega. \end{array}$	



Pin	Function	Description
1	VBAT	Supply voltage for bias circuitry and the first stage amplifier.
2	RF IN	RF input internally matched to 50Ω and DC blocked. Input matching includes a shunt inductor to ground which would short DC voltage placed on this pin.
3	VMODE1	Digital control input for power mode selection (see Operating Modes truth table).
4	VMODE0	Digital control input for power mode selection (see Operating Modes truth table).
5	VEN	Digital control input for PA enable and disable (see Operating Modes truth table).
6	CPL_OUT	Coupler output.
7	GND	This pin must be grounded.
8	CPL_IN	Coupler input used for cascading couplers in series. Terminate this pin with a 50Ω resistor if not connected to another coupler.
9	RF OUT	RF output internally matched to 50Ω and DC blocked.
10	vcc	Supply voltage for the second stage amplifier which can be connected to battery supply or output of DC-DC converter.
Pkg Base	GND	Ground connection. The package backside should be soldered to a topside ground pad connecting to the PCB ground plane with multiple ground vias. The pad should have a low thermal resistance and low electrical impedance to the ground plane.

V _{EN}	V _{MODEO}	V _{MODE1}	V _{BAT}	V _{CC}	Conditions/Comments
Low	Low	Low	3.0V to 4.35V	3.0V to 4.35V	Power down mode
Low	Х	Х	3.0V to 4.35V	3.0V to 4.35V	Standby Mode
High	Low	Low	3.0V to 4.35V	3.0V to 4.35V	High power mode
High	High	Low	3.0V to 4.35V	3.0V to 4.35V	Medium power mode
High	High	High	3.0V to 4.35V	3.0V to 4.35V	Low power mode
High	High	High	3.0V to 4.35V	≥0.5V	Optional lower V _{CC} in low power mode


Package Drawing



^{1.} Shaded area represents Pin 1 location



Preliminary Application Schematic



- 1 VCC and VBAT are connected together if DC-DC converter is not used.
- 2 Place these capacitors as close to PA as possible.
- 3 50 Ω resistor will be removed if pin 8 is connected to another coupler. Coupler Directivity can be improved with R2 = 33 Ω



PCB Design Requirements

PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3μ inch to 8μ inch gold over 180μ inch nickel.

PCB Land Pattern Recommendation

PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.

PCB Metal Land Pattern




Figure 1. PCB Metal Land Pattern (Top View)



PCB Solder Mask Pattern

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.




Figure 2. PCB Solder Mask Pattern (Top View)

Thermal Pad and Via Design

The PCB land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203 mm to 0.330 mm finished hole size on a 0.5 mm to 1.2 mm grid pattern with 0.025 mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.

RF7206

